Search Results - "Dimitriou, Georgios"
-
1
Design Space Exploration of a Sparse MobileNetV2 Using High-Level Synthesis and Sparse Matrix Techniques on FPGAs
Published in Sensors (Basel, Switzerland) (07-06-2022)“…Convolution Neural Networks (CNNs) are gaining ground in deep learning and Artificial Intelligence (AI) domains, and they can benefit from rapid prototyping in…”
Get full text
Journal Article -
2
Phytochemical screening of Psidium guajava and Carica papaya leaves aqueous extracts cultivated in Greece and their potential as health boosters
Published in Exploration of Foods and Foodomics (26-04-2023)“…Aim: The scope of the present study was to investigate the phytochemical profile of Psidium guajava and Carica papaya leaves aqueous extracts, from plants…”
Get full text
Journal Article -
3
Myocarditis and pericarditis in association with COVID-19 mRNA-vaccination: cases from a regional pharmacovigilance centre
Published in Global Cardiology Science & Practice (30-10-2021)“…In this article we summarize suspected adverse events following immunization (AEFI) of pericarditis, myocarditis and perimyocarditis that were reported by our…”
Get full text
Journal Article -
4
Development and Implementation of an e-Trigger Tool for Adverse Drug Events in a Swiss University Hospital
Published in Drug, healthcare and patient safety (01-01-2021)“…The purpose of the study was to develop and implement an institution-specific trigger tool based on the Institute for Healthcare Improvement medication module…”
Get full text
Journal Article -
5
Resolving Loop Pipelining Issues in the CCC High-level Synthesis E-CAD Framework
Published in 2018 41st International Conference on Telecommunications and Signal Processing (TSP) (01-07-2018)“…Academic High-level Synthesis tools like CustomCoprocessorsCompiler have recently evolved in new versions with expanded functionality and more aggressive…”
Get full text
Conference Proceeding -
6
Global and Pointer Variables in High-Level Synthesis
Published in 2020 5th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM) (01-09-2020)“…High-level synthesis (HLS) has been an important tool in digital circuit design for more than two decades, especially for processor components like…”
Get full text
Conference Proceeding -
7
From Cyber Terrorism to Cyber Peacekeeping: Are we there yet?
Published 27-09-2020“…In Cyberspace nowadays, there is a burst of information that everyone has access. However, apart from the advantages the Internet offers, it also hides…”
Get full text
Journal Article -
8
Near Data Processing Performance Improvement Prediction via Metric-Based Workload Classification
Published in 2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST) (08-06-2022)“…Contrary to the improvement of CPU capabilities, traditional DRAM evolution faced significant challenges that render it the main performance bottleneck in…”
Get full text
Conference Proceeding -
9
Adaptive Operation-Based ALU and FPU Clocking
Published in 2020 9th International Conference on Modern Circuits and Systems Technologies (MOCAST) (01-09-2020)“…The operating clock period in modern circuits is designated under worst-case operating conditions, in order to ensure error free functionality. To accomplish…”
Get full text
Conference Proceeding -
10
Operation Dependencies in Loop Pipelining for High-Level Synthesis
Published in 2018 South-Eastern European Design Automation, Computer Engineering, Computer Networks and Society Media Conference (SEEDA_CECNSM) (01-09-2018)“…Research and industry interest in high-level synthesis has been renewed in the last few years, proven by the introduction of new tools or improved versions of…”
Get full text
Conference Proceeding -
11
The implementation of the flipped classroom model in the teaching of educational robotics: A study in secondary school students
Published in 2022 IEEE Global Engineering Education Conference (EDUCON) (28-03-2022)“…The typical way to learn programming is using different high-level programming languages and a simple text editor, in order to compose and compile programs,…”
Get full text
Conference Proceeding -
12
Instruction-Flow-Based Timing Analysis in Pipelined Processors
Published in 2019 Panhellenic Conference on Electronics & Telecommunications (PACET) (01-11-2019)“…Microprocessor design utilizes timing analysis in order to establish the maximal operation clock speed of the circuit. In static timing analysis, clock…”
Get full text
Conference Proceeding -
13
Minimal-area loop pipelining for high-level synthesis with CCC
Published in 2017 South Eastern European Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM) (01-09-2017)“…Increased complexity of computer hardware makes close to impossible to rely on hand-coding at the-level of HDLs for digital hardware design. High-level…”
Get full text
Conference Proceeding -
14
Instruction-Based Timing Analysis in Pipelined Processors
Published in 2019 4th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM) (01-09-2019)“…Traditional timing analysis techniques for microprocessor design are based on the static analysis approach, in which clock frequency is set in accord with the…”
Get full text
Conference Proceeding -
15
Improved Text Emotion Prediction Using Combined Valence and Arousal Ordinal Classification
Published 02-04-2024“…Emotion detection in textual data has received growing interest in recent years, as it is pivotal for developing empathetic human-computer interaction systems…”
Get full text
Journal Article -
16
Loop pipelining in high-level synthesis with CCC
Published in 2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST) (01-05-2017)“…High-level synthesis allows the use of high-level programming languages for hardware design. Traditional programming with the C and ADA languages can lead to…”
Get full text
Conference Proceeding -
17
Compiler transformations in hardware synthesis of Mpeg2 codes
Published in 2016 5th International Conference on Modern Circuits and Systems Technologies (MOCAST) (01-05-2016)“…High-level synthesis is the technique that translates high-level programming language programs into equivalent hardware descriptions. The use of conventional…”
Get full text
Conference Proceeding -
18
Loop scheduling for multithreaded processors
Published 2000“…Loop scheduling techniques developed over the years for parallel and multiple-issue architectures may prove unsuitable for multithreaded processors. The…”
Get full text
Dissertation -
19
Loop Scheduling for Multithreaded Processors
Published in Parallel Computing in Electrical Engineering, 2004. International Conference on (2004)“…The presence of multiple active threads on the same processor can mask latency by rapid context switching, but it can adversely affect performance due to…”
Get full text
Conference Proceeding