Search Results - "Deveautour, Bastien"

Artificial neural network-based solution for PSP MOSFET model card extraction by Rodriguez, Alba Ordonez, Gilibert, Fabien, Paolini, Francois, Urard, Pascal, Guizzetti, Roberto, Samuel, John, Cellier, Remy, Labrak, Lioua, Deveautour, Bastien

“…A state-of-the-art approach on SPICE model card extraction for the PSP MOSFET model is presented in this work. An Artificial Neural Network (ANN) is used to…”
Get full text

Special Session: Reliability Assessment Recipes for DNN Accelerators by Ahmadilivani, Mohammad Hasan, Bosio, Alberto, Deveautour, Bastien, Santos, Fernando Fernandes Dos, Guerrero-Balaguera, Juan-David, Jenihhin, Maksim, Kritikakou, Angeliki, Sierra, Robert Limas, Pappalardo, Salvatore, Raik, Jaan, Condia, Josie E. Rodriguez, Reorda, Matteo Sonza, Taheri, Mahdi, Traiola, Marcello

“…Reliability assessment is mandatory to guarantee the correct behavior of Deep Neural Network (DNN) hardware accelerators in safety-critical applications. While…”
Get full text

3-D Logic Circuit Design-Oriented Electrothermal Modeling of Vertical Junctionless Nanowire FETs by Mannaa, Sara, Poittevin, Arnaud, Marchand, Cédric, Deleruyelle, Damien, Deveautour, Bastien, Bosio, Alberto, O’Connor, Ian, Mukherjee, Chhandak, Wang, Yifan, Rezgui, Houssem, Deng, Marina, Maneux, Cristell, Müller, Jonas, Pelloquin, Sylvain, Moustakas, Konstantinos, Larrieu, Guilhem

“…This work presents new insights into 3-D logic circuit design with vertical junctionless nanowire FETs (VNWFET) accounting for underlying electrothermal…”
Get full text

Investigating the effect of approximate multipliers on the resilience of a systolic array DNN accelerator by Pappalardo, Salvatore, Piri, Ali, Ruospo, Annachiara, O'Connor, Ian, Deveautour, Bastien, Sanchez, Ernesto, Bosio, Alberto

“…Deep Neural Networks (DNNs) are nowadays extremely popular in different fields of edge and mobile real-time applications such as surveillance, autonomous…”
Get full text

Resilience-Performance Tradeoff Analysis of a Deep Neural Network Accelerator by Pappalardo, Salvatore, Ruospo, Annachiara, O'Connor, Ian, Deveautour, Bastien, Sanchez, Ernesto, Bosio, Alberto

“…Nowadays, Deep Neural Networks (DNNs) are one of the most computationally-intensive algorithms because of the (i) huge amount of data to be transferred from/to…”
Get full text

VNWFET-Based Technology: From Device Modelling to Standard Cell Library by Mannaa, Sara, Marchand, Cedric, Deleruyelle, Damien, Deveautour, Bastien, O'Connor, Ian, Bosio, Alberto

“…Vertical Nanowire Field Effect Transistors (VN-WFETs) are an emerging technology with significant potential to reduce footprint and consequently interconnect…”
Get full text

A Fault Injection Framework for AI Hardware Accelerators by Pappalardo, Salvatore, Ruospo, Annachiara, O'Connor, Ian, Deveautour, Bastien, Sanchez, Ernesto, Bosio, Alberto

“…Deep Neural Networks (DNNs) have proven to give very good results for many complex tasks and applications, such as object recognition in images/videos and…”
Get full text

Input-aware accuracy characterization for approximate circuits by Piri, Ali, Pappalardo, Salvatore, Barone, Salvatore, Barbareschi, Mario, Deveautour, Bastien, Traiola, Marcello, O'Connor, Ian, Bosio, Alberto

“…It has been a while since Approximate Computing (AxC) is applied systematically at various abstraction levels to increase the efficiency of several…”
Get full text

Energy-efficient Computation-In-Memory Architecture using Emerging Technologies by Bishnoi, Rajendra, Diware, Sumit, Gebregiorgis, Anteneh, Thomann, Simon, Mannaa, Sara, Deveautour, Bastien, Marchand, Cedric, Bosio, Alberto, Deleruyelle, Damien, O'Connor, Ian, Amrouch, Hussam, Hamdioui, Said

“…Deep Learning (DL) has recently led to remark-able advancements, however, it faces severe computation related challenges. Existing Von-Neumann-based solutions…”
Get full text

Approximate Fault-Tolerant Neural Network Systems by Traiola, Marcello, Pappalardo, Salvatore, Piri, Ali, Ruospo, Annachiara, Deveautour, Bastien, Sanchez, Ernesto, Bosio, Alberto, Saeedi, Sepide, Carpegna, Alessio, Gogebakan, Anil Bayram, Magliano, Enrico, Savino, Alessandro

“…This paper aims to comprehensively explore challenges and opportunities to design highly efficient Neural Network (NN) systems through Approximate Computing…”
Get full text

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators by Taheri, Mahdi, Daneshtalab, Masoud, Raik, Jaan, Jenihhin, Maksim, Pappalardo, Salvatore, Jimenez, Paul, Deveautour, Bastien, Bosio, Alberto

“…Systolic array has emerged as a prominent archi-tecture for Deep Neural Network (DNN) hardware accelerators, providing high-throughput and low-latency…”
Get full text

3D Logic circuit design oriented electrothermal modeling of vertical junctionless nanowire FETs by Mannaa, Sara, Poittevin, Arnaud, Marchand, Cedric, Deleruyelle, Damien, Deveautour, Bastien, Bosio, Alberto, O'Connor, Ian, Mukherjee, Chhandak, Wang, Yifan, Rezgui, Houssem, Deng, Marina, Maneux, Cristell, Muller, Jonas, Pelloquin, Sylvain, Moustakas, Konstantinos, Larrieu, Guilhem

“…This work presents new insights into 3D logic circuit design with vertical junctionless nanowire FETs (VNWFET) accounting for underlying electrothermal…”
Get full text

On Using Approximate Computing to Build an Error Detection Scheme for Arithmetic Circuits by Deveautour, B., Virazel, A., Girard, P., Gherman, V.

“…Selecting the ideal trade-off between reliability improvement and cost (i.e., area, timing and power overhead) associated with a fault tolerant architecture…”
Get full text

FVLLMONTI: The 3D Neural Network Compute Cube (N^C^) Concept for Efficient Transformer Architectures Towards Speech-to-Speech Translation by O'Connor, Ian, Mannaa, Sara, Bosio, Alberto, Deveautour, Bastien, Deleruyelle, Damien, Obukhova, Tetiana, Marchand, Cedric, Trommer, Jens, Cakirlar, Cigdem, Wesling, Bruno Neckel, Mikolajick, Thomas, Baumgartner, Oskar, Thesberg, Mischa, Pirker, David, Lenz, Christoph, Stanojevic, Zlatan, Karner, Markus, Larrieu, Guilhem, Pelloquin, Sylvain, Moustakas, Konstantinous, Muller, Jonas, Ansaloni, Giovanni, Amirshahi, Alireza, Atienza, David, Rouas, Jean-Luc, Letaifa, Leila Ben, Bordeall, Georgeta, Brazier, Charles, Mukherjee, Chhandak, Deng, Marina, Wang, Yifan, Francois, Marc, Rezgui, Houssem, Lucas, Reveil, Maneux, Cristell

“…This multi-partner-project contribution introduces the midway results of the Horizon 2020 FVLLMONTI project. In this project we develop a new and…”
Get full text

A Low-Cost Reliability vs. Cost Trade-Off Methodology to Selectively Harden Logic Circuits by Wali, I., Deveautour, B., Virazel, Arnaud, Bosio, A., Girard, P., Sonza Reorda, M.

“…Selecting the ideal trade-off between reliability and cost associated with a fault tolerant architecture generally involves an extensive design space…”
Get full text

Exploiting Approximate Computing for Efficient and Reliable Convolutional Neural Networks by Bosio, Alberto, Deveautour, Bastien, O'Connor, Ian

“…Despite the achieved speed-up in terms of memory and computation performances, the workload involved in Deep Learning (DL) application is still hard to fit the…”
Get full text

VNWFET-Based Systolic Array Accelerator for Deep Neural Networks by Mannaa, Sara, Matrangolo, Paul-Antoine, Marchand, Cedric, Deleruyelle, Damien, Deveautour, Bastien, O'Connor, Ian, Bosio, Alberto

“…Vertical Nanowire Field Effect Transistor (VNWFET) is an emerging technology that allows 3D integration thus reducing footprint while maintaining…”
Get full text

Reducing Overprovision of Triple Modular Reduncancy Owing to Approximate Computing by Deveautour, Bastien, Traiola, Marcello, Virazel, Arnaud, Girard, Patrick

“…Until recently, Approximate Computing (AxC) was considered to be a trend topic mainly for resilient applications. Its use aimed at reducing area and power…”
Get full text

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators by Taheri, Mahdi, Daneshtalab, Masoud, Raik, Jaan, Jenihhin, Maksim, Pappalardo, Salvatore, Jimenez, Paul, Deveautour, Bastien, Bosio, Alberto

“…Systolic array has emerged as a prominent architecture for Deep Neural Network (DNN) hardware accelerators, providing high-throughput and low-latency…”
Get full text

Input-Aware Approximate Computing by Piri, Ali, Saeedi, Sepide, Barbareschi, Mario, Deveautour, Bastien, Carlo, Stefano Di, O'Connor, Ian, Savino, Alessandro, Traiola, Marcello, Bosio, Alberto

“…In the last decade, Approximate Computing (AxC) has been extensively employed to improve the energy efficiency of computing systems, at different abstraction…”
Get full text