Search Results - "Danjo, Takumi"

On-Die Monitoring of Substrate Coupling for Mixed-Signal Circuit Isolation by Kosaka, Daisuke, Fujiwara, Masaki, Danjo, Takumi, Nagata, Makoto

Get full text

Dynamic Architecture and Frequency Scaling in 0.8-1.2 GS/s 7 b Subranging ADC by Yoshioka, Kentaro, Saito, Ryo, Danjo, Takumi, Tsukamoto, Sanroku, Ishikuro, Hiroki

“…Dynamic Architecture and Frequency Scaling (DAFS) is shown to realize superlinear power scaling in high-speed analog-to-digital converters (ADCs). To achieve…”
Get full text

A 6-bit, 1-GS/s, 9.9-mW, Interpolated Subranging ADC in 65-nm CMOS by Danjo, Takumi, Yoshioka, Masato, Isogai, Masayuki, Hoshino, Masanori, Tsukamoto, Sanroku

“…A 6-bit, 1-GS/s subranging analog-to-digital converter (ADC) implemented in 65-nm CMOS is developed. The same capacitor DACs (CDACs) are used to sample the…”
Get full text

A 32 Gb/s Data-Interpolator Receiver With Two-Tap DFE Fabricated With 28-nm CMOS Process by Doi, Yoshiyasu, Shibasaki, Takayuki, Danjo, Takumi, Chaivipas, Win, Hashida, Takusi, Miyaoka, Hiroki, Hoshino, Masanori, Koyanagi, Yoichi, Yamamoto, Takuji, Tsukamoto, Sanroku, Tamura, Hirotaka

“…A 32-Gb/s data-interpolator receiver for electrical chip-to-chip communications is introduced. The receiver front-end samples incoming data by using a blind…”
Get full text

3.5 A 56Gb/s NRZ-electrical 247mW/lane serial-link transceiver in 28nm CMOS by Shibasaki, Takayuki, Danjo, Takumi, Ogata, Yuuki, Sakai, Yasufumi, Miyaoka, Hiroki, Terasawa, Futoshi, Kudo, Masahiro, Kano, Hideki, Matsuda, Atsushi, Kawai, Shigeaki, Arai, Tomoyuki, Higashi, Hirohito, Naka, Naoaki, Yamaguchi, Hisakatsu, Mori, Toshihiko, Koyanagi, Yoichi, Tamura, Hirotaka

“…With the rapid growth of data traffic in data centers, data rates over 50Gb/s/signal (e.g., OIF-CEI-56G-VSR) will eventually be required in wireline…”
Get full text

MLPerf™ HPC: A Holistic Benchmark Suite for Scientific Machine Learning on HPC Systems by Farrell, Steven, Emani, Murali, Balma, Jacob, Drescher, Lukas, Drozd, Aleksandr, Fink, Andreas, Fox, Geoffrey, Kanter, David, Kurth, Thorsten, Mattson, Peter, Mu, Dawei, Ruhela, Amit, Sato, Kento, Shirahata, Koichi, Tabaru, Tsuguchika, Tsaris, Aristeidis, Balewski, Jan, Cumming, Ben, Danjo, Takumi, Domke, Jens, Fukai, Takaaki, Fukumoto, Naoto, Fukushi, Tatsuya, Gerofi, Balazs, Honda, Takumi, Imamura, Toshiyuki, Kasagi, Akihiko, Kawakami, Kentaro, Kudo, Shuhei, Kuroda, Akiyoshi, Martinasso, Maxime, Matsuoka, Satoshi, Mendonca, Henrique, Minami, Kazuki, Ram, Prabhat, Sawada, Takashi, Shankar, Mallikarjun, John, Tom St, Tabuchi, Akihiro, Vishwanath, Venkatram, Wahib, Mohamed, Yamazaki, Masafumi, Yin, Junqi

“…Scientific communities are increasingly adopting machine learning and deep learning models in their applications to accelerate scientific insights. High…”
Get full text

32Gb/s data-interpolator receiver with 2-tap DFE in 28nm CMOS by Doi, Y., Shibasaki, T., Danjo, T., Chaivipas, W., Hashida, T., Miyaoka, H., Hoshino, M., Koyanagi, Y., Yamamoto, T., Tsukamoto, S., Tamura, H.

“…In next-generation communication standards, such as OIF CEI-28G-SR and CEI-56G-VSR, the data rate has to be doubled or quadrupled compared to the current…”
Get full text

7-bit 0.8-1.2GS/s Dynamic Architecture and Frequency Scaling subrange ADC with binary-search/flash Live Configuring Technique by Yoshioka, Kentaro, Saito, Ryo, Danjo, Takumi, Tsukamoto, Sanroku, Ishikuro, Hiroki

“…Subrange ADC with Dynamic Architecture and Frequency Scaling(DAFS) is presented, which has exponential power scaling against frequency with high-speed…”
Get full text

MLPerf HPC: A Holistic Benchmark Suite for Scientific Machine Learning on HPC Systems by Farrell, Steven, Emani, Murali, Balma, Jacob, Drescher, Lukas, Drozd, Aleksandr, Fink, Andreas, Fox, Geoffrey, Kanter, David, Kurth, Thorsten, Mattson, Peter, Mu, Dawei, Ruhela, Amit, Sato, Kento, Shirahata, Koichi, Tabaru, Tsuguchika, Tsaris, Aristeidis, Balewski, Jan, Cumming, Ben, Danjo, Takumi, Domke, Jens, Fukai, Takaaki, Fukumoto, Naoto, Fukushi, Tatsuya, Gerofi, Balazs, Honda, Takumi, Imamura, Toshiyuki, Kasagi, Akihiko, Kawakami, Kentaro, Kudo, Shuhei, Kuroda, Akiyoshi, Martinasso, Maxime, Matsuoka, Satoshi, Mendonça, Henrique, Minami, Kazuki, Ram, Prabhat, Sawada, Takashi, Shankar, Mallikarjun, John, Tom St, Tabuchi, Akihiro, Vishwanath, Venkatram, Wahib, Mohamed, Yamazaki, Masafumi, Yin, Junqi

“…Scientific communities are increasingly adopting machine learning and deep learning models in their applications to accelerate scientific insights. High…”
Get full text

A 28.3 Gb/s 7.3 pJ/bit 35 dB backplane transceiver with eye sampling phase adaptation in 28 nm CMOS by Miyaoka, Hiroki, Terasawa, Futoshi, Kudo, Masahiro, Kano, Hideki, Matsuda, Atsushi, Shirai, Noriaki, Kawai, Shigeaki, Shibasaki, Takayuki, Danjo, Takumi, Ogata, Yuuki, Sakai, Yasufumi, Yamaguchi, Hisakatsu, Mori, Toshihiko, Koyanagi, Yoichi, Tamura, Hirotaka, Ide, Yutaka, Terashima, Kazuhiro, Higashi, Hirohito, Higuchi, Tomokazu, Naka, Naoaki

“…28.3 Gb/s transceiver with 35 dB channel loss equalization is presented. The transmitter deploys 3-tap feed forward equalizer (FFE). The driver employs the…”
Get full text

A 6b, 1GS/s, 9.9mW interpolated subranging ADC in 65nm CMOS by Danjo, T., Yoshioka, M., Isogai, M., Hoshino, M., Tsukamoto, S.

“…A 6b 1GS/s subranging ADC with interpolating technique, which has neither a reference resistor ladder nor redundant comparators is presented. Each comparator…”
Get full text