Search Results - "DIMITROULAKOS, Grigoris"
-
1
Design space exploration of an optimized compiler approach for a generic reconfigurable array architecture
Published in The Journal of supercomputing (01-05-2007)“…Several mesh-like coarse-grained reconfigurable architectures have been devised in the last few years accompanied with their corresponding mapping flows. One…”
Get full text
Journal Article -
2
An early memory hierarchy evaluation simulator for multimedia applications
Published in Microprocessors and microsystems (01-02-2014)“…This paper presents XMSIM, an early memory hierarchy evaluation simulator for multimedia applications. The input is source code in C and a memory hierarchy…”
Get full text
Journal Article -
3
Reuse distance analysis for locality optimization in loop-dominated applications
Published in 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01-03-2015)“…This paper discusses MemAddIn, a compiler assisted dynamic code analysis tool that analyzes C code and exposes critical parts for memory related optimizations…”
Get full text
Conference Proceeding -
4
Matlab to C compilation targeting Application Specific Instruction Set Processors
Published in 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01-03-2016)“…This paper discusses a MATLAB to C compiler exploiting custom instructions such as instructions for SIMD processing and instructions for complex arithmetic…”
Get full text
Conference Proceeding Journal Article -
5
Compiling Scilab to high performance embedded multicore systems
Published in Microprocessors and microsystems (01-11-2013)“…The mapping process of high performance embedded applications to today’s multiprocessor system-on-chip devices suffers from a complex toolchain and programming…”
Get full text
Journal Article -
6
Dynamic source code analysis for memory hierarchy optimization in multimedia applications
Published in 2013 Conference on Design and Architectures for Signal and Image Processing (01-10-2013)“…Realizing image and signal processing algorithms in embedded systems is a three step process including algorithmic design, implementation and mapping to a…”
Get full text
Conference Proceeding -
7
XMSIM: EXtensible Memory SIMulator for Early Memory Hierarchy Evaluation
Published in 2010 IEEE Computer Society Annual Symposium on VLSI (01-07-2010)“…This paper presents a memory hierarchy evaluation framework for multimedia applications. It takes as input a high level C code application description and a…”
Get full text
Conference Proceeding -
8
Integrating high speed multipliers in Coarse Grain Reconfigurable Arrays
Published in 2008 International Symposium on System-on-Chip (01-11-2008)“…The efficiency of a Coarse Grained Reconfigurable Array architecture in terms of performance and hardware cost is hard to be determined. Until now, few case…”
Get full text
Conference Proceeding -
9
A flexible approach for compiling scilab to reconfigurable multi-core embedded systems
Published in 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC) (01-07-2012)“…The mapping process of high performance embedded applications to today's reconfigurable multiprocessor System-on-Chip devices suffers from a complex toolchain…”
Get full text
Conference Proceeding -
10
From Scilab to multicore embedded systems: Algorithms and methodologies
Published in 2012 International Conference on Embedded Computer Systems (SAMOS) (01-07-2012)“…While advances in processor architecture continues to increase hardware parallelism, parallel software creation is hard. There is an increasing need for tools…”
Get full text
Conference Proceeding