Search Results - "D’Silva, Vijay"
-
1
Abstract Interpretation as Automated Deduction
Published in Journal of automated reasoning (01-03-2017)“…Automata theory, algorithmic deduction and abstract interpretation provide the foundation behind three approaches to implementing program verifiers. This…”
Get full text
Journal Article -
2
Deciding floating-point logic with abstract conflict driven clause learning
Published in Formal methods in system design (01-10-2014)“…We present a bit-precise decision procedure for the theory of floating-point arithmetic. The core of our approach is a non-trivial, lattice-theoretic…”
Get full text
Journal Article -
3
A Survey of Automated Techniques for Formal Software Verification
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-07-2008)“…The quality and the correctness of software are often the greatest concern in electronic systems. Formal verification tools can provide a guarantee that a…”
Get full text
Journal Article -
4
A lazy approach to symmetry reduction
Published in Formal aspects of computing (01-11-2010)“…Symmetry reduction is a technique to counter state explosion for systems with regular structure. It relies on idealistic assumptions about indistinguishable…”
Get full text
Journal Article -
5
The Correctness-Security Gap in Compiler Optimization
Published in 2015 IEEE Security and Privacy Workshops (01-05-2015)“…There is a significant body of work devoted to testing, verifying, and certifying the correctness of optimizing compilers. The focus of such work is to…”
Get full text
Conference Proceeding -
6
Logical abstract interpretation
Published 01-01-2013“…Logical deduction and abstraction from detail are fundamental, yet distinct aspects of reasoning about programs. This dissertation shows that the combination…”
Get full text
Dissertation -
7
A Formal Approach To The Protocol Converter Problem
Published in 2008 Design, Automation and Test in Europe (01-03-2008)“…In the absence of a single module interface standard, integration of pre-designed modules in System-on-Chip design often requires the use of protocol…”
Get full text
Conference Proceeding
-
8
Fixed points for multi-cycle path detection
Published in 2009 Design, Automation & Test in Europe Conference & Exhibition (01-04-2009)“…Accurate timing analysis is crucial for obtaining the optimal clock frequency, and for other design stages such as power analysis. Most methods for estimating…”
Get full text
Conference Proceeding -
9
BLITZ: Compositional bounded model checking for real-world programs
Published in 2013 28th IEEE/ACM International Conference on Automated Software Engineering (ASE) (01-11-2013)“…Bounded Model Checking (BMC) for software is a precise bug-finding technique that builds upon the efficiency of modern SAT and SMT solvers. BMC currently does…”
Get full text
Conference Proceeding -
10
Abstract Interpretation with Unfoldings
Published 01-05-2017“…We present and evaluate a technique for computing path-sensitive interference conditions during abstract interpretation of concurrent programs. In lieu of…”
Get full text
Journal Article -
11
Synchronous protocol automata: a framework for modelling and verification of SoC communication architectures
Published in Proceedings Design, Automation and Test in Europe Conference and Exhibition (2004)“…Plug-n-Play style Intellectual Property (IP) reuse in System on Chip (SoC) design is facilitated by the use of an on-chip bus architecture. We present a…”
Get full text
Conference Proceeding -
12
Payments in Flux: Megatrends Reshape the Industry
Published in Moving Money (2009)Get full text
Book Chapter -
13
Viewpoint: Risk Mitigation Requires A Proactive Approach
Published in The American banker (11-08-2006)Get full text
Journal Article -
14
Finding the Profit Opportunities in Risk Management
Published in The American banker (05-01-2004)Get full text
Journal Article -
15
Five Ways to Make Private Banking Pay
Published in The American banker (11-02-2005)Get full text
Journal Article -
16
A formal approach to the protocol converter problem
Published in Proceedings of the conference on Design, automation and test in Europe (10-03-2008)“…In the absence of a single module interface standard, integration of pre-designed modules in System-on-Chip design often requires the use of protocol…”
Get full text
Conference Proceeding -
17
Synchronous Protocol Automata: A Framework for Modelling and Verification of SoC Communication Architectures
Published in Proceedings of the conference on Design, automation and test in Europe - Volume 1 (16-02-2004)“…Plug-n-Play style Intellectual Property (IP) reuse in System on Chip (SoC) design is facilitated by the use of an on-chip bus architecture. We present a…”
Get full text
Conference Proceeding -
18
Bridge over troubled wrappers:automated interface synthesis
Published in 17th International Conference on VLSI Design. Proceedings (2004)“…System-on-Chip (SoC) design methodologies rely heavily on reuse of intellectual property (IP) blocks. IP reuse is a labour intensive and time consuming process…”
Get full text
Conference Proceeding