Process network modeling and system level performance evaluation for H.264/AVC encoder design

Given the substantially increasing complexity of embedded systems, the use of relatively detailed clock cycle-accurate simulators for the design-space exploration is impractical in the early design stages. Raising the abstraction level is nowadays widely seen as a solution to bridge the gap between...

Full description

Saved in:

Bibliographic Details
Published in:	2012 International Conference on Information Technology and e-Services pp. 1 - 6
Main Authors:	Zrida, H. K., Chrif, F., Abid, M.
Format:	Conference Proceeding
Language:	English
Published:	IEEE 01-03-2012
Subjects:	Analytical models Complexity theory Computational modeling Computer architecture Encoding Object oriented modeling Timing
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Description
Summary:	Given the substantially increasing complexity of embedded systems, the use of relatively detailed clock cycle-accurate simulators for the design-space exploration is impractical in the early design stages. Raising the abstraction level is nowadays widely seen as a solution to bridge the gap between the increasing system complexity and the low design productivity. For this, several system-level design tools and methodologies have been introduced to efficiently explore the design space of heterogeneous signal processing systems. In this paper, we demonstrate the effectiveness of the SystemC methodology for efficient system modeling and rapid performance evaluation at high abstraction level of an increasing complexity embedded media system. For this purpose, we have selected a system level design of a very high complexity media application; a H.264/AVC (Advanced Video Codec) video encoder.
ISBN:	9781467311670 1467311677
DOI:	10.1109/ICITeS.2012.6216605