Search Results - "Choi, L.j."
-
1
On the Use of a SiGe Spike in the Emitter to Improve the fTxBV Product of High-Speed SiGe HBTs
Published in IEEE electron device letters (01-04-2007)Get full text
Journal Article -
2
Impact of lateral and vertical scaling on the reliability of a low-complexity 200 GHz SiGe:C HBT
Published in Thin solid films (05-06-2006)“…As device scaling for high-performance bipolar transistors continues, not only the vertical scaling but also the lateral scaling with reduction of the…”
Get full text
Journal Article Conference Proceeding -
3
Speed - accuracy trade-off for measurement and characterization of the matching performance of SiGe:C HBTs, applied to a 200 GHz technology
Published in Proceedings of the 2005 International Conference on Microelectronic Test Structures, 2005. ICMTS 2005 (2005)“…In this paper, the trade-off between time and accuracy for measurement of the matching performance of bipolar transistors has been investigated. After…”
Get full text
Conference Proceeding -
4
High-frequency measurements of the mismatch on the Y-parameters of high-speed SiGe:C HBTs
Published in 2006 IEEE International Conference on Microelectronic Test Structures (2006)“…The performance of analog circuits operating at high frequencies is limited by device mismatch at these frequencies. In this paper, high-frequency measurements…”
Get full text
Conference Proceeding -
5
On the Use of a SiGe Spike in the Emitter to Improve the f\hbox Product of High-Speed SiGe HBTs
Published in IEEE electron device letters (01-04-2007)“…Aggressive vertical scaling of SiGe HBTs has yielded impressive values for the cut-off frequencies (f T ), but these HBTs often suffer from too high current…”
Get full text
Journal Article -
6
A Novel Fully Self-Aligned SiGe:C HBT Architecture Featuring a Single-Step Epitaxial Collector-Base Process
Published in 2007 IEEE International Electron Devices Meeting (01-12-2007)“…In this paper we describe a novel fully self-aligned HBT architecture, which enables a maximum reduction of device parasitics. TCAD simulations show that this…”
Get full text
Conference Proceeding -
7
A Novel Deep Trench Isolation Featuring Airgaps for a High-Speed 0.13μm SiGe:C BiCMOS Technology
Published in 2006 International Symposium on VLSI Technology, Systems, and Applications (01-04-2006)“…A novel scheme for deep trench isolation is presented, which uses an airgap as insulator. When incorporated in our 0.13mum SiGe:C BiCMOS technology, the…”
Get full text
Conference Proceeding -
8
Influence of lateral device scaling and airgap deep trench isolation on reliability performance of 200GHz SiGe:C HBTs
Published in 2006 International SiGe Technology and Device Meeting (2006)“…In this paper, we presented a comparative study of the HBT reliability of scaled 200GHz SiGe:C quasi self-aligned HBTs integrated in a 0.13mum BiCMOS process…”
Get full text
Conference Proceeding -
9
A Novel Isolation Scheme featuring Cavities in the Collector for a High-Speed 0.13μm SiGe:C BiCMOS Technology
Published in 2007 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (01-01-2007)“…A novel isolation scheme is presented in this work, which uses oxide filled cavities in the collector to separate the extrinsic base and collector regions…”
Get full text
Conference Proceeding -
10
Lateral and vertical scaling of a QSA HBT for a 0.13/spl mu/m 200GHz SiGe:C BiCMOS technology
Published in Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting (2004)“…A 200 GHz F/sub t/ SiGe:C HBT has been integrated into a 0.13 /spl mu/m BiCMOS technology. A previous generation low complexity quasi self-aligned architecture…”
Get full text
Conference Proceeding