Search Results - "Cho, Yeongmuk"
-
1
A 24-Gb/s/Pin 8-Gb GDDR6 With a Half-Rate Daisy-Chain-Based Clocking Architecture and I/O Circuitry for Low-Noise Operation
Published in IEEE journal of solid-state circuits (01-01-2022)“…The demand for high-performance graphics systems used for artificial intelligence, cloud game, and virtual reality continues to grow; this trend requires…”
Get full text
Journal Article -
2
25.1 A 24Gb/s/pin 8Gb GDDR6 with a Half-Rate Daisy-Chain-Based Clocking Architecture and IO Circuitry for Low-Noise Operation
Published in 2021 IEEE International Solid- State Circuits Conference (ISSCC) (13-02-2021)“…The demand for high-performance graphics systems used for artificial intelligence continues to grow; this trend requires graphics systems to achieve ever…”
Get full text
Conference Proceeding