Search Results - "Chih-Hou Tsai"

  • Showing 1 - 5 results of 5
Refine Results
  1. 1
    20.2 A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC With Passive Signal-Residue Summation in 14nm FinFET

    20.2 A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC With Passive Signal-Residue Summation in 14nm FinFET by Lin, Ying-Zu, Lin, Chin-Yu, Tsou, Shan-Chih, Tsai, Chih-Hou, Lu, Chao-Hsin

    “…SAR ADCs are popular in mobile WiFi applications due to their low power and small area. SNR of 60-70dB is necessary to meet the noise budget for the downlink…”
    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  2. 2
    A 2×2 MIMO 802.11 abgn/ac WLAN SoC with integrated T/R switch and on-chip PA delivering VHT80 256QAM 17.5dBm in 55nm CMOS

    A 2×2 MIMO 802.11 abgn/ac WLAN SoC with integrated T/R switch and on-chip PA delivering VHT80 256QAM 17.5dBm in 55nm CMOS by Tsung-Ming Chen, Wei-Chia Chan, Chien-Cheng Lin, Jui-Lin Hsu, Wen-Kai Li, Pi-An Wu, Yen-Lin Huang, Yen-Chuan Huang, TzungChuen Tsai, Po-Yu Chang, Chih-Lung Chen, Chih-Hou Tsai, Tao-Yao Chang, I-Ching Huang, Wen-Hsien Chiu, Chun-Hao Liao, Chia-Hsin Wu, Chien, George

    “…This paper describes 2×2 MIMO 802.11ac Stage 1 WiFi + BT combo SoC chip with integrated dual-band PAs, LNAs, T/R switches, as well as a power management unit…”
    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  3. 3
    A 8.2-mW 10-b 1.6-GS/s 4× TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS

    A 8.2-mW 10-b 1.6-GS/s 4× TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS by Ying-Zu Lin, Chih-Hou Tsai, Shan-Chih Tsou, Chao-Hsin Lu

    “…This paper presents a 4-way 1.6-GS/s time-interleaved (TI) SAR ADC with fast reference charge neutralization (CN) and background timing-skew calibration. The…”
    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  4. 4
    A 2.4-mW 25-MHz BW 300-MS/s passive noise shaping SAR ADC with noise quantizer technique in 14-nm CMOS

    A 2.4-mW 25-MHz BW 300-MS/s passive noise shaping SAR ADC with noise quantizer technique in 14-nm CMOS by Ying-Zu Lin, Chih-Hou Tsai, Shan-Chih Tsou, Rong-Xing Chu, Chao-Hsin Lu

    Published in 2017 Symposium on VLSI Circuits (01-06-2017)
    “…This paper presents a SAR ADC using passive noise shaping and noise quantizer techniques. A ping-pong residue switching enables noise shaping at high sampling…”
    Get full text
    Conference Proceeding
    Save to List
    Saved in:
  5. 5
    27.5 An 80MHz-BW 640MS/s Time-Interleaved Passive Noise-Shaping SAR ADC in 22nm FDSOI Process

    27.5 An 80MHz-BW 640MS/s Time-Interleaved Passive Noise-Shaping SAR ADC in 22nm FDSOI Process by Lin, Chin-Yu, Lin, Ying-Zu, Tsai, Chih-Hou, Lu, Chao-Hsin

    “…Recently, both the number of smart devices and the amount of data transfered to and from these devices have grown at unprecedented rates. To provide users with…”
    Get full text
    Conference Proceeding
    Save to List
    Saved in:

Search Tools: