Search Results - "CHIH-SIEH TENG"

  • Showing 1 - 11 results of 11
Refine Results
  1. 1
  2. 2

    Modeling the voltage coefficient of linear MOS capacitor by Chen, H.-S., Tantasood, P., Chen, H.-Y., Yeh, C.-S., Teng, C.-S.

    Published in IEEE transactions on electron devices (01-01-1993)
    “…A one-dimensional model for analyzing the voltage coefficient of the linear MOS capacitor is presented. This model takes into account the capacitances and the…”
    Get full text
    Journal Article
  3. 3

    Submicron Large-Angle-Tilt Implanted Drain technology for mixed-signal applications by Hung-Sheng Chen, Ji Zhao, Chih Sieh Teng, Moberly, L., Lahri, R.

    “…This paper reports the use of LATID in submicron MOS technology to improve both analog and digital device performance and reliability. It is demonstrated that…”
    Get full text
    Conference Proceeding
  4. 4
  5. 5

    n super(+)-poly-to-n super(+)-silicon capacitor structures for single-poly analog CMOS and BiCMOS processes by Liou, Tian-I, Teng, Chih-Sieh

    Published in IEEE transactions on electron devices (01-01-1989)
    “…n super(+)-Poly-to-n super(+)-silicon precision capacitor structures formed by utilizing an n super(+) phosphorus implant and an oxide layer grown…”
    Get full text
    Journal Article
  6. 6

    Ion beam shadowing effect in submicrometer large-angle-tilt implanted drain (LATID) MOSFETs by Hung-Sheng Chen, Chih-Sieh Teng, Moberly, Larry, Lahri, Rajeeva

    Published in Solid-state electronics (01-07-1995)
    “…An orientation-dependent device characteristic in LATID MOSFETs is reported. By controlled device fabrication splits, it is confirmed that the…”
    Get full text
    Journal Article
  7. 7

    Analog characteristics of drain engineered submicron MOSFETs for mixed-signal applications by Chen, Hung-Sheng, Teng, Chih Sieh, Zhao, Ji, Moberly, Larry, Lahri, Rajeeva

    Published in Solid-state electronics (1995)
    “…Drain engineered MOSFETs are compared in terms of their impact on analog performance for submicron mixed-signal applications. The high energy implanted lightly…”
    Get full text
    Journal Article
  8. 8
  9. 9

    A CMOS process for mixed mode signal design by Hung-Sheng Chen, Chih Sieh Teng, Ji Zhao, Moberly, L., Chin-Miin Shyu, Bergemont, A.

    Published in Southcon/96 Conference Record (1996)
    “…In this paper we describe a modular approach to convert digital CMOS process for mixed-signal CMOS applications by incorporating LATID NMOSFET, HALO PMOSFET,…”
    Get full text
    Conference Proceeding
  10. 10

    AIDE (Angle-Implanted Drain and Emitter): A BiCMOS technology module for mixed-signal applications by Hung-Sheng Chen, Ji Zhao, Chih Sieh Teng, Len Yi Leu

    “…Increased mixed-signal device performance and reliability in a BiCMOS technology is achieved by using Angle-Implanted Drain and Emitter (AIDE) technology. An…”
    Get full text
    Conference Proceeding
  11. 11

    Hot-electron-induced degradation of conventional, minimum overlap, LDD and DDD N-channel MOSFETs by Liou, T.-I., Teng, C.-S., Merrill, R.B.

    Published in IEEE circuits and devices magazine (01-03-1988)
    “…Substrate current characteristics of conventional minimum overlap, DDD (double-diffused drain), and LDD (lightly doped drain) n-channel MOSFETs with various…”
    Get full text
    Journal Article