Search Results - "Butler, K.M."
-
1
Minimizing power consumption in scan testing: pattern generation and DFT techniques
Published in 2004 International Conferce on Test (2004)“…It is a well-known phenomenon that test power consumption may exceed that of functional operation. ICs have been observed to fail at specified minimum…”
Get full text
Conference Proceeding -
2
Scan-based transition fault testing - implementation and low cost test challenges
Published in Proceedings - International Test Conference (2002)“…The semiconductor industry as a whole is growing increasingly concerned about the possible presence of delay-inducing defects. There exist structured test…”
Get full text
Conference Proceeding -
3
An analysis of power reduction techniques in scan testing
Published in Proceedings International Test Conference 2001 (Cat. No.01CH37260) (2001)“…Power consumption during scan testing is becoming a concern. Circuit switching activity during scan shifting is high and results in high average and…”
Get full text
Conference Proceeding -
4
Human IFNAR2 deficiency: Lessons for antiviral immunity
Published in Science translational medicine (30-09-2015)“…Type I interferon (IFN-α/β) is a fundamental antiviral defense mechanism. Mouse models have been pivotal to understanding the role of IFN-α/β in immunity,…”
Get more information
Journal Article -
5
The bright extragalactic ALMA redshift survey (BEARS) I: redshifts of bright gravitationally lensed galaxies from the Herschel ATLAS
Published in Monthly notices of the Royal Astronomical Society (16-02-2022)“…ABSTRACT We present spectroscopic measurements for 71 galaxies associated with 62 of the brightest high-redshift submillimetre sources from the Southern fields…”
Get full text
Journal Article -
6
Guest Editor's Introduction: ITC Helps Get More Out of Test
Published in IEEE design & test of computers (01-09-2006)“…This special section, along with the International Test Conference 2006, highlights the value that test adds to the electronics manufacturing business. It…”
Get full text
Journal Article -
7
Local At-Speed Scan Enable Generation for Transition Fault Testing Using Low-Cost Testers
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-05-2007)“…The LOS technique offers significant advantages over the LOC in terms of coverage and pattern count, but since it requires the scan enable (SEN) signal to…”
Get full text
Journal Article -
8
A case study of ir-drop in structured at-speed testing
Published in International Test Conference, 2003. Proceedings. ITC 2003 (2003)Get full text
Conference Proceeding -
9
Multidimensional Test Escape Rate Modeling
Published in IEEE design & test of computers (01-09-2009)“…Today's SoC designs contain many types of circuitry, each with various test types. This article revisits the classic test escape models and highlights their…”
Get full text
Journal Article -
10
A case study on the implementation of the Illinois Scan Architecture
Published in Proceedings International Test Conference 2001 (Cat. No.01CH37260) (2001)“…Scan based test techniques offer a very efficient alternative to achieve high fault coverage when compared to functional pattern testing. As circuit sizes grow…”
Get full text
Conference Proceeding -
11
At-speed structural test: Getting more real every day
Published in 2007 IEEE International Test Conference (01-10-2007)“…The panel deals with the question of whether or not it is possible to rely solely on structural test techniques to fully test an integrated circuit (IC). The…”
Get full text
Conference Proceeding -
12
Quality improvement and cost reduction using statistical outlier methods
Published in 2009 IEEE International Conference on Computer Design (01-10-2009)“…Quality improvement and cost reduction in the overall IC manufacturing and test processes are being continuously sought. Outlier screening methods can address…”
Get full text
Conference Proceeding -
13
Flame retardant mechanism of silica gel/silica
Published in Fire and materials (01-11-2000)“…Various types of silica, silica gel, fumed silicas and fused silica were added to polypropylene and polyethylene oxide to determine their flame retardant…”
Get full text
Journal Article -
14
Defect-oriented testing and defective-part-level prediction
Published in IEEE design & test of computers (01-01-2001)“…After an integrated circuit (IC) design is complete, but before first silicon arrives from the manufacturing facility, the design team prepares a set of test…”
Get full text
Journal Article -
15
Guest editors' introduction: Speed test and speed binning for complex ICs
Published in IEEE design & test of computers (01-09-2003)“…Presents the guest editorial for this issue of the publication…”
Get full text
Journal Article -
16
Modeling Test Escape Rate as a Function of Multiple Coverages
Published in 2008 IEEE International Test Conference (01-10-2008)“…The Williams and Brown model has long been the gold standard for estimating test escape rate as a function of yield and fault coverage. However, today's test…”
Get full text
Conference Proceeding -
17
C009 Paediatric HIV infection
Published in Journal of the European Academy of Dermatology and Venereology (01-09-1997)Get full text
Journal Article -
18
Successful Development and Implementation of Statistical Outlier Techniques on 90nm and 65nm Process Driver Devices
Published in 2006 IEEE International Reliability Physics Symposium Proceedings (01-03-2006)“…Burn-in and the concomitant post-burn-in retest are significant cost adders to the overall IC manufacturing and test process. Methods to reduce burn-in…”
Get full text
Conference Proceeding -
19
Power Supply Noise: A Survey on Effects and Research
Published in IEEE design & test of computers (01-03-2010)“…As technology scales to 32 nm and functional frequency and density continue to rise, PSN effects, which can reduce a circuit's noise immunity and could lead to…”
Get full text
Journal Article -
20
Sure you can get to 100 DPPM in deep submicron, but it'll cost ya
Published in 2004 International Conferce on Test (2004)“…The sub-100 DPPM numbers in deep submicron is being built, but the tolls is fairly steep. Traditional methods using simple fault models and pass/fail testing…”
Get full text
Conference Proceeding