Search Results - "Bunyk, Paul"

Refine Results
  1. 1
  2. 2

    Practical Annealing-Based Quantum Computing by McGeoch, Catherine C., Harris, Richard, Reinhardt, Steven P., Bunyk, Paul I.

    Published in Computer (Long Beach, Calif.) (01-06-2019)
    “…An overview of quantum computers based on the annealing paradigm and manufactured by D-Wave is given. An introductory survey of this approach to quantum…”
    Get full text
    Journal Article
  3. 3

    Investigating the performance of an adiabatic quantum optimization processor by Karimi, Kamran, Dickson, Neil G., Hamze, Firas, Amin, M. H. S., Drew-Brook, Marshall, Chudak, Fabian A., Bunyk, Paul I., Macready, William G., Rose, Geordie

    Published in Quantum information processing (01-02-2012)
    “…Adiabatic quantum optimization offers a new method for solving hard optimization problems. In this paper we calculate median adiabatic times (in seconds)…”
    Get full text
    Journal Article
  4. 4

    Architectural Considerations in the Design of a Superconducting Quantum Annealing Processor by Bunyk, P. I., Hoskinson, Emile M., Johnson, Mark W., Tolkacheva, Elena, Altomare, Fabio, Berkley, Andrew J., Harris, Richard, Hilton, Jeremy P., Lanting, Trevor, Przybysz, Anthony J., Whittaker, Jed

    “…We have developed a quantum annealing processor, based on an array of tunable coupled rf-SQUID flux qubits, fabricated in a superconducting integrated circuit…”
    Get full text
    Journal Article
  5. 5

    Demonstration of multiply-accumulate unit for programmable band-pass ADC by Bunyk, P.I., Herr, Q.P., Johnson, M.W.

    “…We describe a recent demonstration of a Multiply-Accumulate (MAC) unit, the core of digital signal processor that implements programmable band-pass signal…”
    Get full text
    Journal Article Conference Proceeding
  6. 6
  7. 7

    FLUX chip : Design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-μm LTS technology by DOROJEVETS, Mikhail, BUNYK, Paul, ZINOVIEV, Dmitry

    “…We will describe the design and implementation of a single-chip microprocessor based on LTS Rapid Single-Flux-Quantum (RSFQ) technology. Two such chips are to…”
    Get full text
    Conference Proceeding Journal Article
  8. 8
  9. 9

    Flux-1 RSFQ microprocessor: physical design and test results by Bunyk, P., Leung, M., Spargo, J., Dorojevets, M.

    “…The Flux-1 chip is an RSFQ implementation of a small general-purpose processing engine with target clock frequency of 20 GHz and over 5000 gates (over 60 K…”
    Get full text
    Journal Article Conference Proceeding
  10. 10

    Next-Generation Topology of D-Wave Quantum Processors by Boothby, Kelly, Bunyk, Paul, Raymond, Jack, Roy, Aidan

    Published 28-02-2020
    “…This paper presents an overview of the topology of D-Wave's next-generation quantum processors. It provides examples of minor embeddings and discusses…”
    Get full text
    Journal Article
  11. 11

    RSFQ random logic gate density scaling for the next-generation Josephson junction technology by Bunyk, P.

    “…Post-layout automatic analysis of Flux-1 microprocessor, a representative random logic RSFQ chip of more than 5000 gate complexity, allowed us to extract…”
    Get full text
    Journal Article Conference Proceeding
  12. 12

    Architectural and implementation challenges in designing high-performance RSFQ processors: a FLUX-1 microprocessor and beyond by Dorojevets, M., Bunyk, P.

    “…This paper discusses the major challenges and solutions in designing high-performance superconductor processors in the context of the on-going collaboration…”
    Get full text
    Journal Article Conference Proceeding
  13. 13

    Case study in RSFQ design: fast pipelined parallel adder by Bunyk, P., Litskevitch, P.

    “…We present a design for parallel pipelined carry-lookahead Kogge-Stone 32and 64-bit integer adders with the traditional concurrent flow timing scheme, and the…”
    Get full text
    Journal Article Conference Proceeding
  14. 14

    Implementation and application of first-in first-out buffers by Herr, Q.P., Bunyk, P.

    “…First-in, first-out (FIFO) buffers load and unload data using separate clocks that may be incoherent. We explore the application of FIFOs to circular shift…”
    Get full text
    Journal Article Conference Proceeding
  15. 15
  16. 16

    COOL-0: Design of an RSFQ subsystem for petaflops computing by Dorojevets, M., Bunyk, P., Zinoviev, D., Likharev, K.

    “…We discuss a preliminary design of a Rapid Single-Flux-Quantum (RSFQ) subsystem for general-purpose computers with petaflops-scale performance. The subsystem…”
    Get full text
    Journal Article Conference Proceeding
  17. 17

    COOL-1: the next step in RSFQ computer design by Likharev, Konstantin, Dorojevets, Mikhail, Bunyk, Paul, Zinoviev, Dmitry

    Published in Physica. B, Condensed matter (2000)
    “…Recent progress in the design of a superconductor digital system for high-performance computing, based on the RSFQ logic family, is briefly outlined…”
    Get full text
    Journal Article
  18. 18

    Twelve Giga-sample per second oscillator/counter A/D converter demonstration by Johnson, M.W., Herr, Q.P., Dalrymple, B.J., Bunyk, P., Durand, D.J.

    “…We describe recent demonstration of a superconductor oscillator/counter A/D Converter up through 12 GS/s with 3 effective bits of signal-to-noise ratio at that…”
    Get full text
    Journal Article Conference Proceeding
  19. 19
  20. 20