Search Results - "Baraton, Xavier"

  • Showing 1 - 20 results of 20
Refine Results
  1. 1

    Mechanical characterization of next generation eWLB (embedded wafer level BGA) packaging by Yoon, S. W., Yaojian Lin, Gaurav, S., Yonggang Jin, Ganesh, V. P., Meyer, T., Marimuthu, P. C., Baraton, X., Bahr, A.

    “…Integrated Circuits fabricated on silicon are assembled in different forms of electronic packages and are used extensively in electronic products such as…”
    Get full text
    Conference Proceeding
  2. 2

    Interface delamination analysis of TQFP package during solder reflow by Guojun, Hu, Rossi, Roberto, Jing-En, Luan, Baraton, Xavier

    Published in Microelectronics and reliability (01-07-2010)
    “…Interface delamination during solder reflow is a critical reliability problem for the plastic IC packages. The main objective of this study is to apply…”
    Get full text
    Journal Article
  3. 3

    Board level solder joint reliability modeling and testing of TFBGA packages for telecommunication applications by Tee, Tong Yan, Ng, Hun Shen, Yap, Daniel, Baraton, Xavier, Zhong, Zhaowei

    Published in Microelectronics and reliability (01-07-2003)
    “…For thin-profile fine-pitch BGA (TFBGA) packages, board level solder joint reliability during the thermal cycling test is a critical issue. In this paper, both…”
    Get full text
    Journal Article
  4. 4

    Packaging trends in mobile electronics - Towards wafer level packaging by Baraton, Xavier

    “…Mobile electronics growth has recently been supported by the integration of more features for higher end devices. Smart phones are indeed growing at much…”
    Get full text
    Conference Proceeding
  5. 5

    Reliability assessment and hygroswelling modeling of FCBGA with no-flow underfill by Tee, Tong Yan, Kho, Chek Lim, Yap, Daniel, Toh, Carol, Baraton, Xavier, Zhong, Zhaowei

    Published in Microelectronics and reliability (01-05-2003)
    “…In the flip-chip ball grid array (FCBGA) assembly process, no-flow underfill has the advantage over traditional capillary-flow underfill on shorter cycle time…”
    Get full text
    Journal Article
  6. 6

    Opinion: Going green on bonds is best way to change behaviours by Baraton, Xavier

    Published in FT.com (28-09-2020)
    “…[...]it neither rewards nor punishes corporate behaviour whether investors own or exclude shares and bonds in their portfolios. The reality is that getting a…”
    Get full text
    Newspaper Article
  7. 7

    Next generation eWLB (embedded wafer level BGA) packaging by Yonggang Jin, Baraton, X, Yoon, S W, Yaojian Lin, Marimuthu, P C, Ganesh, V P, Meyer, T, Bahr, A

    “…Demand for wafer level packaging (WLP) is being driven by the need to shrink package size and height, simplify the supply chain and provide a lower overall…”
    Get full text
    Conference Proceeding
  8. 8

    Effect of silver content and nickel dopant on mechanical properties of Sn-Ag-based solders by Che, F.X., Luan, J.E., Baraton, X.

    “…In this work, five solder materials of Sn-3.0Ag-0.5Cu (SAC305), Sn-2.0Ag-0.5Cu (SAC205), Sn-1.0Ag-0.5Cu (SAC105), Sn-1.0Ag-0.5Cu-0.05Ni (SAC105Ni0.05) and…”
    Get full text
    Conference Proceeding
  9. 9

    Development of advanced fan-out wafer level package (embedded Wafer Level BGA) packaging by Yonggang Jin, Teysseyre, J., Baraton, X., Yoon, S. W., Yaojian Lin, Marimuthu, P. C.

    “…With reducing of silicon techno, the pitches and pads at the chip to package interface become important factor. This drives interconnection toward to fan-out…”
    Get full text
    Conference Proceeding
  10. 10

    Development and characterization of next generation eWLB (embedded Wafer Level BGA) packaging by Yonggang Jin, Teysseyre, J., Baraton, X., Yoon, S. W., Yaojian Lin, Marimuthu, P. C.

    “…The shrinkage of the pitches and pads at the chip to package interface is happening much faster than the shrinkage at the package to board interface. This…”
    Get full text
    Conference Proceeding
  11. 11

    Characterization of silicon die strength with application to die crack analysis by Hu Guojun, Luan Jing-en, Baraton, Xavier

    “…After encapsulation, thermo-mechanical deformation builds up within the electronic packages due to temperature coefficient of expansion mismatch between the…”
    Get full text
    Conference Proceeding
  12. 12

    Advanced packaging solutions of next generation eWLB technology by Yonggang Jin, Teysseyrex, J., Baraton, X., Yoon, S. W., Yaojian Lin, Marimuthu, P. C.

    “…The shrinkage of the pitches and pads at the chip to package interface is happening much faster than the shrinkage at the package to board interface. This…”
    Get full text
    Conference Proceeding
  13. 13

    Analysis of interfacial delamination in IC packaging: Use stress or fracture mechanics? by Hu Guojun, Luan Jing-en, Baraton, X., Tay, A.

    “…After encapsulation, thermo-mechanical deformation builds up within the electronic packages due to temperature coefficient of expansion mismatch between the…”
    Get full text
    Conference Proceeding
  14. 14

    Thermoelastic properties of printed circuit boards: Effect of copper trace by Hu Guojun, Goh Kim Yong, Luan Jing-en, Lim Wee Chin, Baraton, X.

    “…After encapsulation, thermo-mechanical deformation builds up within the electronic packages due to coefficient of thermal expansion (CTE) mismatch between the…”
    Get full text
    Conference Proceeding
  15. 15

    Drop impact life model development for FBGA assembly with lead-free solder joint by Faxing Che, Jing-En Luan, Kim Yong Goh, Baraton, X.

    “…Drop performance for fine-pitch ball grid array (FBGA) assembly is one important issue because FBGA is widely used in handheld electronic products in which the…”
    Get full text
    Conference Proceeding
  16. 16

    Thermal cycling fatigue model development for FBGA assembly with Sn-Ag-based lead-free solder by Fa-Xing Che, Jing-En Luan, Yap, Daniel, Kim-Yong Goh, Baraton, Xavier

    “…With the increasing requirement for lead-free solders, it is desired to know how different solder alloys affect on reliability of microelectronic assembly…”
    Get full text
    Conference Proceeding
  17. 17

    Challenges for extra large embedded wafer level ball grid array development by Jing-en Luan, Yonggang Jin, Kim-yong Goh, Yiyi Ma, Guojun Hu, Yaohuang Huang, Baraton, X.

    “…Fan-out embedded wafer level ball grid array (eWLB) is a very promising packaging technology with many advantages in comparison to standard ball grid array…”
    Get full text
    Conference Proceeding
  18. 18

    A novel methodology for virtual qualification of IC packages under board level drop test by Luan Jing-en, Kim-yong Goh, Baraton, X.

    “…Board level drop test has become a key qualification test for portable electronic products in recent years. However, actual drop test and sample preparation…”
    Get full text
    Conference Proceeding
  19. 19

    Camera Module Design, Assembly and Test Challenges by Jing-en Luan, Baraton, X., Wingshenq Wong, Kim-yong Goh, Yap, D.

    “…With the fast growth of mobile phone market, image sensor and camera module production have skyrocketed in recent years. Semiconductor industry has been put a…”
    Get full text
    Conference Proceeding
  20. 20