Search Results - "Agrawal, Bhuwan K."

  • Showing 1 - 2 results of 2
Refine Results
  1. 1

    Timing driven placement using complete path delays by Donath, Wilm E., Norman, Reini J., Agrawal, Bhuwan K., Bello, Stephen E., Han, Sang Yong, Kurtzberg, Jerome M., Lowy, Paul, McMillan, Roger I.

    “…The Timing Drive Placement (TDP) system balances wirability and timing constraints so that the final released design meets timing criteria. This is achieved by…”
    Get full text
    Conference Proceeding
  2. 2

    On design and performance of VLSI based parallel multiplier by Agrawal, Dharma P., Pathak, Girish C., Swain, Nikunja K., Agrawal, Bhuwan K.

    “…This paper introduces the VLSI design and layout of a (log 2 n) time n-bit binary parallel multiplier for two unsigned operands. Proposed design consists of…”
    Get full text
    Conference Proceeding