Search Results - "Agarwal, R.P"

Refine Results
  1. 1

    Existence of fractional neutral functional differential equations by Agarwal, R.P., Zhou, Yong, He, Yunyun

    “…In this paper, the initial value problem is discussed for a class of fractional neutral functional differential equations and the criteria on existence are…”
    Get full text
    Journal Article
  2. 2

    A Darbo fixed point theory approach towards the existence of a functional integral equation in a Banach algebra by Sen, Mausumi, Saha, Dipankar, Agarwal, R.P.

    Published in Applied mathematics and computation (01-10-2019)
    “…This paper investigates the nonlinear functional-integral equation comprising of Hadamard fractional operator. Using the concept of measure of non compactness,…”
    Get full text
    Journal Article
  3. 3

    CONSTANT-SIGN SOLUTIONS OF A SYSTEM OF VOLTERRA INTEGRAL EQUATIONS IN ORLICZ SPACES by AGARWAL, RAVI P., O'REGAN, DONAL, WONG, PATRICIA J. Y.

    “…We consider the following system of Volterra intergral equations $\begin{array}{c}{\mathrm{u}}_{\mathrm{i}}\left(\mathrm{t}\right)={\int…”
    Get full text
    Journal Article
  4. 4
  5. 5

    Crosstalk analysis and repeater insertion in crosstalk aware coupled VLSI interconnects by Kaushik, Brajesh Kumar, Sarkar, Sankar, Agarwal, R.P, Joshi, R.C

    Published in Microelectronics international (01-09-2006)
    “…Purpose - To analyze factors affecting crosstalk and to study the effect of repeater insertion on crosstalk, power dissipation and propagation delay.Design…”
    Get full text
    Journal Article
  6. 6

    Effects of scaling on the impact ionization and sub-threshold current in submicron MOSFETs by Jharia, Bhavana, Sarkar, S, Agarwal, R.P

    Published in Microelectronics international (01-01-2008)
    “…Purpose - The purpose of this paper is to analyze the effects of scaling on the impact ionization and subthreshold current in submicron MOSFETs.Design…”
    Get full text
    Journal Article
  7. 7

    Strong Vector Equilibrium Problems in Topological Vector Spaces Via KKM Maps by A.P Farajzadeh, A Amini-Harandi, D O'Regan, R.P Agarwal

    Published in Cubo (Temuco, Chile) (01-01-2010)
    “…In this paper, we establish some existence results for strong vector equilibrium problems (for short, SVEP) in topological vector spaces. The solvability of…”
    Get full text
    Journal Article
  8. 8

    Effect of line resistance and driver width on crosstalk in coupled VLSI interconnects by Kaushik, Brajesh Kumar, Sarkar, Sankar, Agarwal, R.P, Joshi, R.C

    Published in Microelectronics international (01-01-2007)
    “…Purpose - This paper proposes to study the effect of line resistance and driver width on crosstalk noise for a CMOS gate driven inductively and capacitively…”
    Get full text
    Journal Article
  9. 9

    Repeater stage timing analysis for VLSI resistive interconnects by Chandel, Rajeevan, Sarkar, S, Agarwal, R.P

    Published in Microelectronics international (01-09-2006)
    “…Purpose - In this paper output voltage waveform of CMOS repeater driven VLSI long interconnects is analysed, for deep submicron technologies. Ramp inputs are…”
    Get full text
    Journal Article
  10. 10

    THEORY OF DISCRETE MUCKENHOUPT WEIGHTS AND DISCRETE RUBIO DE FRANCIA EXTRAPOLATION THEOREMS by Saker, S. H., Agarwal, R. P.

    “…In this paper, we will prove a discrete Rubio De Francia extrapolation theorem in the theory of discrete 𝒜 p – Muckenhoupt weights for which the discrete…”
    Get full text
    Journal Article
  11. 11

    Some inequalities for probability, expectation, and variance of random variables defined over a finite interval by Barnett, N.S., Dragomir, S.S., Agarwal, R.P.

    “…Some recent inequalities for cumulative distribution functions, expectation, variance, and applications are presented…”
    Get full text
    Journal Article
  12. 12

    Repeater insertion in global interconnects in VLSI circuits by Chandel, Rajeevan, Sarkar, S, Agarwal, R.P

    Published in Microelectronics international (01-01-2005)
    “…Purpose - Delay and power dissipation are the two major design constraints in very large scale integration (VLSI) circuits. These arise due to millions of…”
    Get full text
    Journal Article
  13. 13

    Width optimization of global inductive VLSI interconnects by Kaushik, Brajesh Kumar, Sarkar, S, Agarwal, R.P

    Published in Microelectronics international (01-01-2006)
    “…Purpose - The performance of a high-speed chip is highly dependent on the interconnects, which connect different macro cells within a VLSI chip. Delay, power…”
    Get full text
    Journal Article
  14. 14

    Transition time considerations in repeater-chains by Chandel, Rajeevan, Sarkar, S, Agarwal, R.P

    Published in Microelectronics international (01-12-2005)
    “…Purpose - In this short communication, transition times of input signals for various stages of a repeater-chain loaded VLSI interconnects are studied.Design…”
    Get full text
    Journal Article
  15. 15

    Delay analysis of a single voltage-scaled-repeater driven long interconnect by Chandel, Rajeevan, Sarkar, S, Agarwal, R.P

    Published in Microelectronics international (01-12-2005)
    “…Purpose - To study the effect of voltage-scaling on output voltage waveform, delay and power dissipation in a single inverter repeater driven interconnect…”
    Get full text
    Journal Article
  16. 16

    Device and Circuit Co-Design Robustness Studies in the Subthreshold Logic for Ultralow-Power Applications for 32 nm CMOS by Vaddi, R., Dasgupta, S., Agarwal, R.P.

    Published in IEEE transactions on electron devices (01-03-2010)
    “…Digital circuits operating in a subthreshold region have gained wide interest due to their suitability for applications requiring ultralow power consumption…”
    Get full text
    Journal Article
  17. 17

    Preserving convexity through rational cubic spline fractal interpolation function by Viswanathan, P., Chand, A.K.B., Agarwal, R.P.

    “…We propose a new type of C1-rational cubic spline Fractal Interpolation Function (FIF) for convexity preserving univariate interpolation. The associated…”
    Get full text
    Journal Article
  18. 18
  19. 19

    Voltage scaling - a novel approach for crosstalk reduction in global VLSI interconnects by Kaushik, B.K, Sarkar, S, Agarwal, R.P, Joshi, R.C

    Published in Microelectronics international (01-01-2007)
    “…Purpose - To analyze the effect of voltage scaling on crosstalk.Design methodology approach - Voltage scaling has been often used for reducing power…”
    Get full text
    Journal Article
  20. 20

    Modeling a Microstretch Thermoelastic Body with Two Temperatures by Marin, Marin, Agarwal, Ravi P., Mahmoud, S. R.

    Published in Abstract and Applied Analysis (01-01-2013)
    “…We consider a theory of thermoelasticity constructed by taking into account the heat conduction in deformable bodies which depends on two temperatures. The…”
    Get full text
    Journal Article