Search Results - "Abadir, Magdy"
-
1
Modeling the kinetics of pyrolysis of date seeds using artificial neural networks
Published in Renewable energy and sustainable development (20-05-2024)“…Ground date seeds were subjected to thermal analysis in a stream of Nitrogen at four different heating rates (5, 10, 15 and 20oC.min-1 ) and their TG – DTG…”
Get full text
Journal Article -
2
Preparation of insulating firebricks using date seeds
Published in Bulletin of the National Research Centre (01-12-2024)“…Background The use of combustible vegetable waste in the manufacture of refractory insulating firebricks has a double advantage: making use of vegetable waste…”
Get full text
Journal Article -
3
Editorial TVLSI Positioning-Continuing and Accelerating an Upward Trajectory
Published in IEEE transactions on very large scale integration (VLSI) systems (01-02-2019)“…I. VLSI Systems: A Glance Into The Last Decades Since their inception in 1970s, VLSI systems have enabled several new technological capabilities and made them…”
Get full text
Journal Article -
4
Coverage metrics for verification of concurrent SystemC designs using mutation testing
Published in 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT) (01-06-2010)“…Design verification has grown to dominate the cost of electronic system design; however, designs continue to be released with latent bugs. A verification test…”
Get full text
Conference Proceeding -
5
Guest Editorial: Test and Verification Challenges for Future Microprocessors and SoC Designs
Published in Journal of electronic testing (01-10-2013)“…With increasing sophistication of VLSI technology, process, and architecture, microprocessors and SoC systems continue to increase in complexity. This has…”
Get full text
Journal Article -
6
Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch
Published in Design Automation Conference (01-06-2010)“…Due to the magnitude and complexity of design and manufacturing processes, it is unrealistic to expect that models and simulations can predict all aspects of…”
Get full text
Conference Proceeding -
7
A pattern mining framework for inter-wafer abnormality analysis
Published in 2013 IEEE International Test Conference (ITC) (01-09-2013)“…This work presents three pattern mining methodologies for inter-wafer abnormality analysis. Given a large population of wafers, the first methodology…”
Get full text
Conference Proceeding -
8
Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG
Published in Journal of electronic testing (01-10-2005)“…Fault equivalence is an essential concept in digital design with significance in fault diagnosis, diagnostic test generation, testability analysis and logic…”
Get full text
Journal Article -
9
An experiment of burn-in time reduction based on parametric test analysis
Published in 2012 IEEE International Test Conference (01-11-2012)“…Burn-in is a common test approach to screen out unreliable parts. The cost of burn-in can be significant due to long burn-in periods and expensive equipment…”
Get full text
Conference Proceeding -
10
An Overview of the International Verification and Security Workshop (IVSW)
Published in 2019 IEEE International Test Conference (ITC) (01-11-2019)“…International Verification and Security Workshop intends to bring industry practitioners and researchers from the fields of security, verification, validation,…”
Get full text
Conference Proceeding -
11
An Overview of the International Microprocessor/ SoC Test, Security and Validation (MTV)Workshop
Published in 2019 IEEE International Test Conference (ITC) (01-11-2019)“…International Microprocessor/SoC Test, Security and Validation (MTV) Workshop intends to bring researchers and practitioners from the fields of verification,…”
Get full text
Conference Proceeding -
12
Design-silicon timing correlation: a data mining perspective
Published in Annual ACM IEEE Design Automation Conference: Proceedings of the 44th annual conference on Design automation : San Diego, California; 04-08 June 2007 (04-06-2007)“…In the post-silicon stage, timing information can be extracted from two sources: (1) on-chip monitors and (2) delay testing. In the past, delay test data has…”
Get full text
Conference Proceeding -
13
Forward prediction based on wafer sort data - A case study
Published in 2011 IEEE International Test Conference (01-09-2011)“…This paper studies the potential of using wafer probe tests to predict the outcome of future tests. The study is carried out using test data based on an SoC…”
Get full text
Conference Proceeding -
14
Delay Defect Diagnosis Based Upon Statistical Timing Models " The First Step
Published in Design, Automation, and Test in Europe: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1; 03-07 Mar. 2003 (03-03-2003)“…This paper defines a new diagnosis problem for diagnosing delay defects based upon statistical timing models. We illustrate the differences between the delay…”
Get full text
Conference Proceeding -
15
Oscillation Ring Delay Test for High Performance Microprocessors
Published in Journal of electronic testing (01-02-2000)“…This paper proposes a new test scheme, oscillation ring test, and its associated test circuit organization for delay fault testing for high performance…”
Get full text
Journal Article -
16
On path-based learning and its applications in delay test and diagnosis
Published in Annual ACM IEEE Design Automation Conference: Proceedings of the 41st annual conference on Design automation; 07-11 June 2004 (07-06-2004)“…This paper describes the implementation of a novel path-based learning methodology that can be applied for two purposes: (1) In a pre-silicon simulation…”
Get full text
Conference Proceeding -
17
MTV 2019 Acknowledgments
Published in 2019 20th International Workshop on Microprocessor/SoC Test, Security and Verification (MTV) (01-12-2019)“…Presents the introductory welcome message from the conference proceedings. May include the conference officers' congratulations to all involved with the…”
Get full text
Conference Proceeding -
18
On Efficiently Producing Quality Tests for Custom Circuits in PowerPC(TM) Microprocessors
Published in Journal of electronic testing (01-02-2000)“…Custom circuits, in contrast to those synthesized by automatic tools, are manually designed blocks of which the performance is critical to the full chip…”
Get full text
Journal Article -
19
Keynote address tribute to Professor Mel Breuer: Contributions to CAD and Test
Published in 2017 IEEE 35th VLSI Test Symposium (VTS) (01-04-2017)“…This keynote is a tribute to the late Prof. Mel Breuer, entitled Contributions to CAD and Test. It is organized by Sandeep Gupta. A panel of three prominent…”
Get full text
Conference Proceeding -
20
Design rewiring using ATPG
Published in Proceedings - International Test Conference (2002)“…Technology dependent logic optimization is usually carried through a sequence of design rewiring operations. In Veneris et al (Proc. Asian-South-Pacific Design…”
Get full text
Conference Proceeding