Search Results - "2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL)"
-
1
A Practical Implementation of the Ternary Logic Using Memristors and MOSFETs
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…Due to the impotent forecasts of binary systems, ternary systems are regaining attention. Among many ternary devices, a passive device called memristor that is…”
Get full text
Conference Proceeding -
2
MTMR-SNQM: Multi-Tunnel Magnetoresistance Spintronic Non-volatile Quaternary Memory
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…Multi-value logic (MVL) is one of the options considered by researchers to overcome the limitations of the conventional binary logic because of their…”
Get full text
Conference Proceeding -
3
A two-valued semantics for infectious logics
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…In this article, we introduce a new two-valued semantics for infectious logics. The main motivation for this semantics stems from the question if conjunctions…”
Get full text
Conference Proceeding -
4
An Optimal Design Methodology of Ternary Logic in Iso-device Ternary CMOS
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…Studies report the possibility of the end of scaling, which is the key engine that has led the era of binary computers. Ternary computing is reported to have…”
Get full text
Conference Proceeding -
5
Construction of Ternary Plateaued Functions from Quadratic Forms for Ternary Bent Functions
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…The paper presents a method to generate plateaued functions by applying spectral invariance operations to a given plateaued function specified by an particular…”
Get full text
Conference Proceeding -
6
A Formal Approach to Identifying Hardware Trojans in Cryptographic Hardware
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…This paper presents a new formal method for detecting and identifying hardware Trojans (HTs) inserted into the datapath of cryptographic hardware based on…”
Get full text
Conference Proceeding -
7
Efficient PAM-4 Data Transmission with Closed Eye Using Symbol Distribution Estimation
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…The demand for high-speed communication in electrical interconnects has increased with an increase in network data traffic. Multi-valued data transmission…”
Get full text
Conference Proceeding -
8
Centralising monoids with conservative majority operations as witnesses
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…We study the commutation condition between unary functions and conservative majority operations on finite sets, that is, centralising monoids with conservative…”
Get full text
Conference Proceeding -
9
Ternary Toffoli-type Reversible Gates: Control Alternatives and Quantum Models
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…Toffoli-type reversible gates are analyzed. Peres-type ternary gates are introduced for the first time. Conjunctive, disjunctive, majority, XOR types and…”
Get full text
Conference Proceeding -
10
Quantum Motions and Emotions for a Humanoid Robot Actor
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…No quantum robot exists in the world today, meaning a real physical robot, controlled by a "quantum brain". In this paper a humanoid robot was programmed based…”
Get full text
Conference Proceeding -
11
Synthesis of Asymptotically Optimal Adders for Multiple-Valued Logic
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…Addition is the most basic arithmetic operation and efficient adder realizations are crucial to performing arithmetic operations in an efficient way. Synthesis…”
Get full text
Conference Proceeding -
12
Descending Order Transformation-based Synthesis of MVL Reversible Circuits
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…Transformation-based synthesis is a straightforward technique for determining a circuit for a reversible function. Various methods employing the…”
Get full text
Conference Proceeding -
13
A New Approach to Machine Learning Based on Functional Decomposition of Multi -Valued Functions
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…This paper presents a novel design of a hardware classifier based on combining modified Ashenhurst-Curtis Decomposition and modified multiplexer-based…”
Get full text
Conference Proceeding -
14
Improvement in the Quality of Solutions of a Heuristic Linear Decomposer for Index Generation Functions
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…This paper presents a method to improve a heuristic linear decomposer for index generation functions. Besides being fast and scalable, it also improves the…”
Get full text
Conference Proceeding -
15
A High-Throughput Detection Circuit based on 2q+1-Valued Deep Neural Networks
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…The demands of applications using a high-speed deep learning models at data centers are rapidly increasing. However, most of these accelerators depend on many…”
Get full text
Conference Proceeding -
16
Notes on Avron's Self-extensional Four-valued Paradefinite Logic
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…Avron's (propositional) self-extensional four-valued paradefinite logic, referred to here as A4 in a Gentzen-type sequent calculus style, is re-investigated…”
Get full text
Conference Proceeding -
17
Linear orthogonality spaces as a new approach to quantum logic
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…The notion of an orthogonality space was recently rediscovered as an effective means to characterise the essential properties of quantum logic. The approach…”
Get full text
Conference Proceeding -
18
Quantales in Circuit Design
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…Circuit design requires robustness to counteract undesirable variability, as typically seen e.g. in magnetic memory devices. Approximation to discrete…”
Get full text
Conference Proceeding -
19
Lessons Learnt in the Implementation of Quantum Circuit Simulation Using Decision Diagrams
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…Decision diagrams have shown to be a suitable data-structure for tackling the complexity of the quantum world. Accordingly, there has been a lot of research on…”
Get full text
Conference Proceeding -
20
On Distinguishing Sequences of Several Classes of Reversible Finite State Machines
Published in 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) (01-05-2021)“…The existence of distinguishing sequence (DS) is an important property for finite state machines (FSMs). Such an input sequence can distinguish all the states…”
Get full text
Conference Proceeding