Search Results - "2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)"
-
1
Work-in-Progress: Quantized NNs as the Definitive Solution for Inference on Low-Power ARM MCUs?
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…High energy efficiency and low memory footprint are the key requirements for the deployment of deep learning based analytics on low-power microcontrollers…”
Get full text
Conference Proceeding -
2
Special Session: Future Automotive Systems Design: Research Challenges and Opportunities
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…Automotive systems are currently undergoing a radical shift in the way they are designed, implemented and deployed. Such changes impose an increased complexity…”
Get full text
Conference Proceeding -
3
Keynote: Internet of Things or Threats? On Building Trust in IoT
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…The Internet of things (IoT) is rapidly emerging with the goal to connect the unconnected. Many new device manufacturers are entering the market of…”
Get full text
Conference Proceeding -
4
Work-in-Progress: A High-Bandwidth Snappy Decompressor in Reconfigurable Logic
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…While in-memory databases have largely removed I/O as a bottleneck for database operations, loading the data from storage into memory remains a significant…”
Get full text
Conference Proceeding -
5
Work-in-Progress: WinoNN: Optimising FPGA-based Neural Network Accelerators using Fast Winograd Algorithm
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…In this paper, we present WinoNN, which utilizes fast Winograd algorithm to optimize FPGA-based neural network accelerators. In particular, Winograd algorithm…”
Get full text
Conference Proceeding -
6
Work-in-Progress: Hierarchical Ensemble Learning for Resource-Aware FPGA Computing
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…Recent years witness the rapid development in hardware/software codesign that integrates machine learning (ML) models with hardware systems [1]-[4]. Despite…”
Get full text
Conference Proceeding -
7
Work-in-Progress: Introducing Assume-Guarantee Contracts for Verifying Robotic Applications
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…This paper summarizes the first steps toward an automatic framework, relying on Assume-Guarantee Contracts, for the verification of robotics applications…”
Get full text
Conference Proceeding -
8
Work-in-Progress: On Leveraging Approximations for Exact System-level Design Space Exploration
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…In order to find good design points for embedded systems, an efficient exploration of the design space is imperative. The ever-increasing complexity of…”
Get full text
Conference Proceeding -
9
Enhanced Resilient Sensor Attack Detection Using Fusion Interval and Measurement History
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…For the Cyber-Physical Systems which are equipped with multiple sensors that measure the same physical variables, some of the sensors may be subject to…”
Get full text
Conference Proceeding -
10
Work-in-Progress: Runtime Requirements Monitoring for State-based Hardware
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…This paper presents a requirements-driven methodology enabling efficient runtime monitoring of hardware in embedded systems. We present a novel method for…”
Get full text
Conference Proceeding -
11
Work-in-Progress: Dynamic Data Management for Automotive ECUs with Hybrid RAM-NVM Memory
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…Non-Volatile Memory (NVM) can be utilized to improve performance of automotive electronic systems, but frequent writings on NVM will decrease its lifetime. In…”
Get full text
Conference Proceeding -
12
Work-in-Progress: Hardware Implementation of a Multi-Mode-Aware Mixed-Criticality Scheduler
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…To minimize size, weight, power, and cost, the industry aims at consolidating different criticality applications on the same hardware platform. In such a…”
Get full text
Conference Proceeding -
13
Work-in-Progress: AMVP - A High Performance Virtual Platform using Parallel SystemC for Multicore ARM Architectures
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…This paper presents AMVP - a SystemC based simulator for ARM multicore platforms designed as a tool for early SW development during platform bring-up. It uses…”
Get full text
Conference Proceeding -
14
Work-in-Progress: Equivalence of Transformations of Synchronous Data Flow Graphs
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…Synchronous data flow graphs (SDFGs) are widely used to model digital signal processing (DSP) algorithms and streaming applications. Any valid SDFG can be…”
Get full text
Conference Proceeding -
15
Work-in-Progress: Revisiting Wear Leveling Design on Compression Applied 3D NAND Flash Memory
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…Compression has been demonstrated as an efficient method for lifetime improvement on flash memory. However, data compression ratios are various, which bring…”
Get full text
Conference Proceeding -
16
Message from Program Chairs
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)Get full text
Conference Proceeding -
17
Work-in-Progress: A Chip-Level Security Framework for Assessing Sensor Data Integrity
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…The continuously increasing inter-connectivity of sensor nodes that form the basis of the Internet-of-Things results in new avenues of attack exploitable by…”
Get full text
Conference Proceeding -
18
Work-in-Progress: Co-Design of Security-Critical Real-Time Systems to Prevent Fault Injection Attacks
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…We present a system-level co-design approach for security-critical real-time systems to resist fault injection attack. We focus on protecting the…”
Get full text
Conference Proceeding -
19
Work-in-Progress: Communication Optimization for Thermal Reliable Optical Network-on-Chip
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…Optical network-on-chip (ONoC) architecture offers excellent communication performance for unconflicted messages. However, extra communication delays and…”
Get full text
Conference Proceeding -
20
Work-in-Progress: Furion: Alleviating Overheads for Deep Learning Framework On Single Machine
Published in 2018 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (01-09-2018)“…Deep learning has been successful at solving many kinds of tasks. Hardware accelerators with high performance and parallelism have become mainstream to…”
Get full text
Conference Proceeding