Search Results - "2009 IEEE Asian Solid-State Circuits Conference"
-
1
A low-offset latched comparator using zero-static power dynamic offset cancellation technique
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…A low-offset latched comparator using new dynamic offset cancellation technique is proposed. The new technique achieves low offset voltage without…”
Get full text
Conference Proceeding
-
2
A 10-bit 500-KS/s low power SAR ADC with splitting comparator for bio-medical applications
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…This paper presents a successive approximation register analog-to-digital converter (SAR ADC) design for bio-medical applications. Splitting comparator and…”
Get full text
Conference Proceeding -
3
An accurate current reference using temperature and process compensation current mirror
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…In this paper, an accurate current reference using temperature and process compensation current mirror (TPC-CM) is proposed. The temperature independent…”
Get full text
Conference Proceeding -
4
Weak inversion for ultra low-power and very low-voltage circuits
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…This paper discusses techniques, limitations and possible future developments of circuits based on transistors operated in the weak inversion (w.i.) mode, also…”
Get full text
Conference Proceeding -
5
Geyser-1: A MIPS R3000 CPU core with fine grain runtime power gating
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…Geyser-1, a prototype MIPS R3000 CPU with fine grain runtime PG for major computational components in the execution stage is available. Function units such as…”
Get full text
Conference Proceeding -
6
A real-time ECG QRS detection ASIC based on wavelet multiscale analysis
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…This paper presents for the first time Electrocardiograph (ECG) QRS detection algorithm implemented in Application Specific Integrated Circuit (ASIC). The…”
Get full text
Conference Proceeding -
7
A low power 60GHz OOK transceiver system in 90nm CMOS with innovative on-chip AMC antenna
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…Building on an efficient active and passive device modeling strategy, a 60 GHz OOK transceiver system including on-chip antenna in 90 nm CMOS is designed. The…”
Get full text
Conference Proceeding -
8
A 9b 100MS/s 1.46mW SAR ADC in 65nm CMOS
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…A 9 b 100 MS/s successive approximation register (SAR) ADC has been implemented in 65 nm CMOS, with an active area of 0.012 mm 2 . A tri-level based charge…”
Get full text
Conference Proceeding -
9
A 45nm 0.5V 8T column-interleaved SRAM with on-chip reference selection loop for sense-amplifier
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…8 T bit-cells hold great promise for overcoming device variability in deeply scaled SRAMs and enabling aggressive voltage scaling for ultra-low-power. This…”
Get full text
Conference Proceeding -
10
A 6bit, 7mW, 250fJ, 700MS/s subranging ADC
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…A 6 bit, 7 mW, 700 MS/s subranging ADC fabricated in 90 nm CMOS technology with SNDR of 34 dB for Nyquist input frequency is presented. The subranging…”
Get full text
Conference Proceeding -
11
On-die parameter extraction from path-delay measurements
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…Device-parameter estimation through path-delay measurement, which facilitates fast on-die performance prediction and diagnosis, is proposed. With the proposed…”
Get full text
Conference Proceeding -
12
A 45nm 8-core enterprise Xeon® processor
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…A 2.3 B transistors, 8-core, 16-thread 64-bit Xeon® EX processor with a 24 MB shared L3 cache was implemented in a 45 nm 9-metal process. Multiple clock and…”
Get full text
Conference Proceeding -
13
A 10-bit 12-MS/s successive approximation ADC with 1.2-pF input capacitance
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…This paper reports a successive-approximation analog-to-digital converter (ADC) with low input capacitance. The 10-bit prototype is fabricated in a 0.13-¿m…”
Get full text
Conference Proceeding -
14
A 5Gb/s low-power PCI express/USB3.0 ready PHY in 40nm CMOS technology with high-jitter immunity
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…A PCI Express 2.0/1.0 compatible SERDES system had been fabricated in TSMC 40 nm CMOS technology. With the implementation of one lane transceiver, PLL, and…”
Get full text
Conference Proceeding -
15
A 130-μW, 64-channel spike-sorting DSP chip
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…Spike sorting is an important processing step in various neuroscientific and clinical studies. An on-chip spike-sorting DSP must provide data-rate reduction…”
Get full text
Conference Proceeding -
16
A 3mW 12b 10MS/s sub-range SAR ADC
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…This paper presents a successive approximation analog-to-digital converter (SAR ADC) achieving high power efficiency by adopting sub-range concept. Overlapping…”
Get full text
Conference Proceeding -
17
A 0.9-3.0 GHz fully integrated tunable CMOS power amplifier for multi-band transmitters
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…A tunable power amplifier (PA) from 0.9 GHz to 3.0 GHz is presented. This paper proposes an output impedance tuning method by using resistive feedback and a…”
Get full text
Conference Proceeding -
18
Inductorless 1-10.5 GHz wideband LNA for multistandard applications
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…This article presents the design of a fully integrated inductorless LNA for wireless applications including WLAN, Bluetooth and UWB. The circuit was fabricated…”
Get full text
Conference Proceeding -
19
An extended XY coil for noise reduction in inductive-coupling link
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…Inductive-coupling link between stacked chips in a package communicates by using coils made by on-chip interconnections. An XY-coil layout style allows logic…”
Get full text
Conference Proceeding -
20
A CBSC second-order sigma-delta modulator in 3μm LTPS-TFT technology
Published in 2009 IEEE Asian Solid-State Circuits Conference (01-11-2009)“…A second-order sigma-delta modulator has been implemented in 3 μm low-temperature poly-silicon thin-film transistor (LTPS-TFT) technology. Since the LTPS-TFT…”
Get full text
Conference Proceeding